projects: add Synlig #158
Open
projects: add Synlig #158
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
|
Agreed to be a added as a new project |
bensternthal
requested changes
Apr 30, 2024
There was a problem hiding this comment.
This pr needs a few minor changes before merging, note this is due to updates we have made since this was filed:
- This file should live in this directory
projects/project-data-files - Two items were added to the template:
communication_channels: "List project communication channels e.g. Slack, IRC, Mailing Lists"
financial_sponsorship: "Y/N - is there existing financial sponsorship of the project"```
Signed-off-by: Karol Gugala <[email protected]>
|
done - moved to data-files dir and updated to new template |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This project (source code wise) is already in CHIPS Alliance, but originally was a part of yosys-f4pga-plugins. It has later been extracted as a separate repo and renamed to Systemverilog Netlist Generator (Synlig) as the tool targets both FPGAs and ASICs. This application is formally separating it from F4PGA that is meant FPGA only.